

# ARTICLE ENERGY EFFICIENT RELIABLE (2<sup>N</sup>X1) MULTIPLEXER DESIGN USING QCA APPROACH

# R Karthik<sup>1</sup>, Sankit R Kassa<sup>1,\*</sup>, Susmitha Valli Gogula<sup>2</sup>, B Naresh<sup>3</sup>

<sup>1</sup>Department of Electronics and Communication Engineering, MLR Institute of Technology, Hyderabad, INDIA

<sup>2</sup>Department of Computer Science and Engineering, MLR Institute of Technology, Hyderabad, INDIA <sup>3</sup>Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Hyderabad, INDIA

# ABSTRACT

In the fast growing VLSI technology, designing allows power utilizing tool turns into a testing task and leads to the era of Quantum-dot cellular automata (QCA). It is one of the unconventional computing stages with cutting edge technology that has the potential of achieving higher speeds, smaller size, and mainly low power consumption in comparison with CMOS technology. This paper presents an evolutionary approach to investigate and realize a modular  $2^{N}$  to 1 mux. The design is done using AND & OR blocks. The proposed multiplexer is designed and simulated using the QCA Designer tool 2.0.3 in Windows XP operating system. It is observed that the designed multiplexer is efficient in terms of complexity, area, delay and cell count when compared to the previous designs.

# INTRODUCTION

QCA Designer is one of the good simulation tools to make exact simulation and design for quantum-dot cell automata (QCA). Complex QCA circuits can be produced utilizing QCA Designer on most standard stages. In Boolean capacity and circuit outlines multiplexer is the primary part and plays a critical part. An intuitive approach is carried out to realize a modular 2<sup>n</sup> to 1 mux using AND & OR blocks. A basic MUX uses the basic building blocks such as AND & OR. The main objective is to design an efficient mux which has improved values in terms of cell count, complexity, area, and delay [1-6].

The data is communicated through every cell and not held. Every cell eradicates its own particular state after each cycle of the clock QCA Memory Cell. For designing in QCA, a developer must be able to combine basic utilities and then design it in the QCA Designer tool. To accomplish this simulation engines are integrated into QCA Designer. Basically there are three simulation engines in QCA Designer. The first is a digital logic simulator, which views cells as either invalid or plenarily polarized. The next is a stable state of cells within an outline which is determined by the non-linear approximation engine. The third is a quantum mechanical model of a system which depends on the estimation of two states Hamiltonian [7-9].

Due to large number of cells, experimental data cannot be provided for QCA systems which lead to a problem of implementing precise simulation. However, there are countless small QCA systems which have been developed resulting which a motivation is driven for research and implementation of various circuit designs. This research and implementation can further be used to design a specific or particular system. The QCA cell is square formed and it comprises of four quantum dots as shown in Figure 1. The electrons

possess the contrary corners in the fault free QCA cell due to columbic repulsion and gives two stable configurations logic'0' and logic'1' with polarization P = -1 and P = +1 respectively. There will be no actual discharge in capacitor as in conventional CMOS while changing state from logic'0' to logic'1' in QCA cell. There are four clock signals in the QCA designer tool. These clocks help in preventing any traffic inflow of information [10-12].



## Fig. 1: QCA cell

\*Corresponding Author Email: kassasankit@gmail.com Tel.: +91-7710848208 As seen from [Fig. 1], four quantum dots are present in a single QCA cell which is organized in a square pattern. 2 extra electrons, which always reside diagonally to each other inside a cell, by tunneling which externally, mutual electrostatic repulsive force is created between these electrons and we can get either of the two logics: logic '0' or logic '1' [13-14]. The synchronize of clock phases is done by using four different clock phases as shown in [Fig. 2].

Received: 30 May 2018 Revised: 15 July 2018 Accepted: 18 July 2018

**KEY WORDS** 4×1 Multiplexer, QCA

Designer, Majority Gate, Inverter, Power Dissipation





### Fig. 2: Clock coding

#### .....

## DESIGN OF NAND & NOR GATE USING QCA

#### NAND gate design

NAND is one of the two universal gates. NAND is built using AND gate as shown in [Fig. 3]. By inverting the AND output, that is by arranging a cell diagonally to the AND output and keeping it as output we get the NAND gate output.



#### NOR GATE design

NOR is one of the two universal gates. NOR is built using OR gate as shown in [Fig. 4]. By inverting the OR output, that is by arranging a cell diagonally to the OR output and keeping it as output we get the NOR gate output.



Fig. 4: Design of QCA NOR Gate in QCA Designer

------

# QCA CLOCKING SYSTEM

There are four clock signals in the QCA Designer tool. These clocks help in preventing any traffic inflow of information. Each clock signal will be shifted by a phase of 90. This empowers the information to be pumped through the circuit in view of the dynamic locking and unlatching in cells related to different clock cycles. Using four distinct clock phases synchronization of clock phases in QCA cells is done as shown in [Fig.5].





# PROPOSED ARCHITECTURE OF MULTIPLEXERS

It can be observed from [Fig. 6] that a 2:1 mux needs three majority gates and one inverter. It can be seen that the inputs 'i0', 'i1' and 's' are put in one clock zone and the outputs are set in another clock zone. The input's' is the select line. This will make the clocking phases to pass over. [Fig. 7] shows the design of  $2 \times 1$  multiplexer using QCA Designer tool.



Fig. 6: (a) Existing model of 2×1 Multiplexer (MUX) (b) Symbolic representation of 2×1 multiplexer

.....

.....











.....



## Fig. 9: 4×1 Multiplexer (MUX) design in QCA Designer

.....

[Fig. 8] shows the simulation results of  $2 \times 1$  MUX. [Fig. 9] shows the design of a  $4 \times 1$  mux using QCA designer tool. It is observed from the figure that it has four data lines (i0, i1, i2, i3) and two select lines (S0 and S1) of the 4:1 mux. The proposed design uses the concept of the module used for 2:1 mux. [Fig. 10] shows the simulation results of  $4 \times 1$  multiplexer [15-18].



## Fig. 10: Simulation results of 4×1 Multiplexer (MUX)

------



## CONCLUSION

This paper presents an evolutionary approach to explore and realize a modular  $2^{N}$  to 1 mux. The design is prepared using the AND & OR blocks. The proposed multiplexer is designed and simulated using the QCA Designer tool 2.0.3 in Windows XP operating system. It was observed that the designed multiplexer is efficient in terms of complexity, area, delay and cell count when compared to the previous designs.

#### CONFLICT OF INTEREST

The authors do not have any conflict of interest.

#### ACKNOWLEDGEMENTS

Authors would like to thank MLR Institute of Technology, Hyderabad for providing the required facilities to carry out this research work.

FINANCIAL DISCLOSURE

## REFERENCES

- [1] Lombardi F, Haung. [2008] Design and test of digital circuits by quantum-dot cellular.
- [2] Wu K, Karriand Kim KR. [2007] The robust QCA adder designs using composable QCA building blocks, IEEE Transactions on Computer Aided Design Integrated Circuit System, 26:176–83.
- [3] Karafyllidis IG, Mardiris VA. [2010] Design and simulation of modular QCA multiplexer, International Journal of Circuit Theory and Applications, 38(8):771-785.
- [4] Zakerolhosseini A, Hashemi S, Azghadi MR. [2008] A Novel QCA multiplexer design, International Symposium on Telecommunications (IST 2008), 692–695.
- [5] Navi K, Roohi A, [2011] A novel architecture for quantumdot cellular automata multiplexer, International Journal of Computer Science, 8(6):55-60.
- [6] Sikdar BK, Mazumdar M, Sen B. [2015] Towards the modular design of reliable quantum- dot cellular automata logic circuit multiplexers, Microelectronics Journal of Computers & Electrical Engineering, 45:42–54.
- [7] Chaudhary A, et al. [2007] Fabricatable interconnect and molecular QCA circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(11): 1978–1991.
- [8] Sabbaghi R, Nadooshan, Kianpour M. [2014] A novel QCA implementation of MUX-based universal shift registers, Journal of Computational Electronics, 13(1): 198-210.
- [9] Dutta M, Sikdar B, Sen B. [2012] An efficient multiplexer in quantum-dot cellular automata, Progress in VLSI Design and Test. Lecture Notes in Computer Science, Berlin Heidelberg: Springer, 7373:350–351.
- [10] Lent CS, Porod W. [1993] Bistable saturation in coupled quantum dots for quantum cellular automata, Applied Physics Letters, 62:714-716.
- [11] Tougaw PD. [1994] Logical devices Implemented using Quantum Cellular Automata, Journal of Applied Physics, 75(3):1818-1825.
- [12] Walus K, Jullien GA. [2006] Design tools for an emerging SoC technology: quantum-dot cellular automata, Proceedings of the IEEE, 94(6):1225–1244.
- [13] Sridharan K, Pudi K. [2015] Design of Arithmetic Circuits in Quantum Dot Cellular Automata Nanotechnology, Publisher: Springer International.
- [14] Jaberipur G , Abedi D, Sangsefidi M. [2015] Coplanar Full Adder in Quantum-Dot Cellular Automata via Clock-Zone Based Crossover, IEEE Transactions on Nanotechnology, 14(3):497-504.
- [15] Karthik R, Kassa SR. [2018] Implementation of flip flops using QCA tool, Journal of Fundamental and Applied Sciences, 10(6S):2332-2341.
- [16] Kassa SR, Nagaria RK. [2017] A novel design for 4-bit code converters in quantum dot cellular automata, Journal of Low Power Electronics, 13(3):482-489.
- [17] Kassa SR, Nagaria RK, Karthik R. [2018] Energy efficient neoteric design of a 3-input Majority Gate with its implementation and physical proof in Quantum dot

Cellular Automata, Nano Communication Networks, 15: 28-40.

[18] Chandrashekar P, Karthik R, Krishna KS, Bhavana A. [2017] Design of low threshold Full Adder cell using CNTFET, International Journal of Applied Engineering Research, 12(1):3411-3415.