AN AREA EFFICIENT FIRST ORDER POLYNOMIAL CONVOLUTION INTERPOLATION FOR VISUAL COMMUNICATION SYSTEMS

C. John Moses¹, D. Selvathi²

¹Dept. of ECE, St. Xavier’s Catholic College of Engineering, Nagercoil, INDIA
²Dept. of ECE, Mepco Schlenk Engineering College, Sivakasi, INDIA

ABSTRACT

Image interpolation is widely used in various visual communication systems like digital television broadcasting, digital cameras, tablets, mobile phones and display devices. A better quality of the image can be obtained by using image interpolation with higher order polynomials which require complex computations. In addition to high performance, an area efficient implementation is preferred for a variety of consumer applications. The first order polynomial convolution interpolation (FOPCI) is an algorithm in which the first order polynomial is used to reduce the complexity and to maintain the image quality. This work uses low area weighting coefficient generator for FOPCI. The proposed low complexity very large scale integration (VLSI) architecture is implemented on Virtex VI field programmable gate array (FPGA). The proposed architecture works with 171 look-up tables (LUTs) and generates interpolated pixel at 0.402 ns. Further, clamp filtering technique is added as a pre-filter to increase the image quality. The experimental results show that the proposed FOPCI produces higher peak signal to noise ratio (PSNR) as 69.17 dB by comparing with other interpolation techniques. Thus, area efficient first order polynomial convolution image interpolation architecture is created by reducing number of components and by improving interpolated image quality, which is intended for visual communication systems with high image quality. Image

INTRODUCTION

Low bandwidth and restricted channels are one of the supreme stimulating concerns that all the nations in this world is facing. Ever since signals and data to be directed via a channel are obtainable in vast expanse and restricted volume of band is allocated to every nation, multimedia data needs to be compressed at the source and expand at the destination so as to send multiple data. This compression and expansion may cause distortion of data and occasionally even produces false reconstruction at the destination. If the network is wireless, the condition flush develops poorer. Much noise enters the network along with the signals and attempt to depreciate the signal. If a digital image is directed via a wireless network it has to be compressed at the transmitter due to limited channels. At the receiver it may possibly get distorted due to the occurrence of noise and through image expansion it might get differed from its unique form. Several features of images are barely visible to eye, they must be frequently transformed before display. Image enhancement is a technique for improving the image quality which ensures increase in image vision and makes the image adjust to be treated by computer. It improves some data inside the image selectively and limits the others. To rebuild or expand the image to become the original form, interpolation is done [1].

Image interpolation is an art of rescaling low-resolution image to a high-resolution version, and it has become a very active area of research in image processing. The interpolation that estimates the intermediate values of a set of discrete samples has been used extensively in the field of digital photography, computer vision, computer graphics, medical imaging, consumer electronics like digital television and personal mobile devices and it also used in visual information processing system [2]. Interpolators based on approximations of the ideal sinc kernel (pixel replication, bilinear, bi-cubic, and higher order splines) are commonly used for their flexibility and speed, but these approaches frequently contribute to blurring and ringing artifacts, jagged edges and unnatural representation of the curves of constant intensity in processed images.

In recent years, many high-quality adaptive image interpolation techniques have been proposed. These novel methods greatly improve image quality by some efficient techniques, such as bilinear interpolation with sharpening spatial filter [3], linear space-variant edge detector [4], edge-weighted scheme [5] and pre-filters [6]. These methods produce better image but the major drawbacks is computational complexity, a large chip area and high hardware cost. Additionally, in past decade, many non-adaptive interpolation techniques have also been developed to reduce the chip area such as bi-cubic [7], extended linear [8], linear [9] efficient bi-cubic [10], piecewise linear convolution [11] first order polynomial convolution interpolation [12] and region of interest method [13]. Non-adaptive image interpolation performs in a fixed pattern for every pixel and this technique is fixed irrespective of the input image features [14]. This work deals with polynomial convolution interpolation with first order and low complexity weighting coefficient generator to reduce the chip area. Furthermore, this work concentrates on improving the image quality by using clamp filter.

Reconfigurable hardware like FPGA is widely used for rapid prototyping digital signal processing [15] and digital image processing. Very large scale integration (VLSI) architecture is designed and evaluated by
using FPGAs [16]. This work presents FPGA implementation of low computation complexity image interpolation based on the first order polynomial convolution kernel [12].

The remaining portion of this paper is organized as follows. Section 2 analyses different non-adaptive and adaptive image interpolation techniques, Section 3 describes that the interpolation based on the first order polynomial convolution kernel, Section 4 deals with FPGA implementation of the proposed low-complexity image interpolation, Section 5 provides experimental analysis of both existing first order polynomial and the proposed interpolation methods and Section 6 presents the conclusion.

RELATED WORKS

In non-adaptive image interpolation methods, certain computations are performed indiscriminately to the whole image for scaling regardless of its contents. Among the various non-adaptive interpolation algorithms, the nearest neighbour and bilinear interpolations are simple [17], but, they have undesirable blurring and block effects. Polynomial interpolation methods have been studied quite extensively in the image processing literature of the fast three decades [18]. An example of such methods is cubic convolution interpolation method. The cubic convolution interpolation function is more accurate than the nearest neighbour or linear interpolation methods [19]. For convolution based interpolation, the sinc-approximating kernel with higher-degree spline can produce better results at an increase in computational cost [20].

FPGA-based bi-cubic interpolation is proposed by Maganda and Estrada [7] for digital image scaling. The hardware architecture of this interpolation is implemented on Xilinx Virtex-II FPGA with 890 configurable logic blocks (CLBs). An efficient bi-cubic convolution interpolation architecture is presented by Lin et al [10], which decreases the computational complexity of generating coefficients. The hardware architecture of this bi-cubic convolution interpolation operates at 279 MHz with 2153 gates in a 498x498 µm² chip. The FPGA implementation needs only about 437 logic blocks but the bi-cubic algorithm [7] requires about 890 logic blocks. Pang et al [21] proposed a bi-cubic interpolation with an adaptive sharpening filter to reduce the blurring effects. The VLSI architecture of this interpolation utilizes 695 logic elements and obtains an average PSNR increase of 1.5 dB. A novel image scaling algorithm is presented by Huang et al [5] using convolution interpolation kernel with a bilateral error-amender and an edge-weighted scheme. This provides average PSNR of 43.31 dB for image enlargement. VLSI architecture of an area efficient convolution based image interpolation is presented by Moses and Selvathi [16]. This work presents FPGA implementation of convolution kernel-based interpolation for digital image scaling. This method produces the PSNR of 51.55 dB for the image of ‘aerial’ (512 x 512) for the up-scaling ratio of 2 after 1/2 downsampling. The FPGA implementation of this method requires 336 LUTs. Lee & Park [22] presented a high performance low area up-scaling using Lagrange interpolation, which produces higher visual quality on interpolated image over the bi-cubic interpolation. This method uses sharpening filter technique to improve the quality of the interpolated image by enhancing edge regions. This method achieves an average SSIM as 0.8406 by using edge detection and sharpening filter with Lagrange interpolation for 2x scaling. However, it achieves only 0.7006 SSIM for 3x scaling.

An extended linear image interpolation for real time applications is proposed by Lin et al [8]. The hardware architecture of this interpolation is implemented on the Virtex-II FPGA, and implemented with TSMC 0.13µm standard cell library. The high speed architecture is simulated at 267 MHz operating frequency with 25620 gates in a 452×452 µm² chip capable of producing digital image interpolation for high definition television (HDTV) in real-time. A linear interpolation is proposed by Lin et al [9], which reduces the efforts of generating coefficient. The hardware architecture of this algorithm is also implemented on Virtex – II FPGA with 379 logic blocks (LBS). This architecture wants about 26200 gates and achieves higher PSNR (33.12 dB) for the test image (airplane). A piecewise linear convolution interpolation, with third-order approximation, is presented by Lin et al [11]. The number of CLBs used by Virtex – II FPGA for bi-cubic (Maganda and Estrada 2005) and this algorithm are 437 and 393 respectively. This interpolation scheme provides higher PSNR (49.53 dB) than the bi-cubic (46.38 dB) for the test image (airplane) of scaled from 3/4 downsampling after 4/3 upscaling. An efficient extended linear image interpolation is implemented by Lin et al [23] by using Virtex-II FPGA and TSMC 0.13 technologies. This uses 25980 gates at 267 MHz in TSMC 0.13 and the FPGA implementation uses only about 379 CLBs but the bi-cubic [7] needs about 437 CLBs. This method provides higher PSNR (35.29 dB) than the bi-cubic [7] for the test image (tank) for 3/2 upscaling after 2/3 downsampling. Huang & Chang [24] presented an adder-based stepwise linear interpolation (ABS1) for digital signal processing. The hardware architecture of this method uses simple operators such as compare, shift and add. This technique achieves similar interpolation quality with conventional multiplier-based linear interpolation (MBLI), but it requires less area and consumes low power. This method achieves the highest PSNR of 32.34 dB.

An adaptive interpolation technique is presented by Chen et al [6] using clamp filter and a sharpening spatial filter as pre-filters to reduce the blurring and aliasing effects of the bilinear image interpolation algorithm. This architecture is implemented on FPGA, TSMC 0.18µm and TSMC 0.13µm technologies. This scheme utilizes 9.28 K gates and 9.27 K and 9.28 K gates on FPGA and on TSMC 0.18µm and TSMC 0.13µm respectively.
0.13µm respectively. This method improves average image quality by 0.42 dB over other adaptive interpolation techniques. VLSI architecture of a high quality image scalar is proposed by Chen [3] using a sharpening spatial filter, a clamp filter, and a bilinear interpolation technique. The VLSI design of this scalar can operate at 280 MHz with 6.08-K gate counts. This work can also achieve an average PSNR of 28.54 dB for image scaling. Another low complexity adaptive edge-enhanced image interpolation technique is also presented by Chen [4] using bilinear interpolation and sharpening spatial filter as a pre-filter and a linear space-variant edge catcher. This work achieves an average PSNR of 34.26 dB for image scaling. This PSNR value is higher than the previous Chen’s proposal [3] due to the usage of adaptively edge catching technique. The VLSI architecture of this interpolation uses 6.67 K gate count and achieves about 280 MHz by using the TSMC 0.13 µm VLSI technologies.

Li and Yu [13] presented a block region of interest method for FPGA implementation of image interpolation algorithm. In this method, a block region of interest is used for large image reconstruction using 2D sinc interpolation. The hardware architecture of this method is realized by pipelining on Virtex 7 FPGA with 187680 LUTs, 288272 registers. First-order polynomial convolution interpolation (FOPCI) for real-time digital image scaling is presented by Lin et al [12]. The kernel of the proposed method is built up of the first-order polynomials and it approximates the ideal sinc function in the interval [-2, 2]. The architecture is implemented on the Virtex-II FPGA, and the VLSI architecture has been designed and implemented with the TSMC 0.13 µm standard cell library. The number of adders and subtractors used to generate weighting coefficients in the architecture is less than that of bi-cubic interpolation [7].

The proposed FOPCI uses low complexity WCG to reduce the number of arithmetic elements in the interpolation. The various area dependent parameters like look-up tables (LUTs), configurable logic blocks (CLBs) of earlier low complexity interpolator for multimedia applications [5], [10] and [16], existing FOPCI [12] and proposed architectures for visual communication systems are evaluated by using Xilinx system generator. Further, it improves the image quality by using clamp filter.

First order polynomial convolution interpolation

The block diagram of the hardware architecture for digital image scaling is shown in [Fig. 1], which includes Coordinate Calculation Unit, Memory Bank, weighting coefficient generator (WCG), Vertical and Horizontal Interpolation units and Virtual Pixel Buffer [12]. The coordinate calculation unit includes interpolated coordinate accumulator, row/column address calculator and vertical and horizontal distance calculator. The coordinate of the interpolated point Q (x_n, y_m) is obtained in the interpolation coordinate calculator. In the circuit of row/column address calculator, the operation of vertical or horizontal address orientation is controlled by the vertical/horizontal signal. This signal determines the vertical (y_m) and the horizontal (x_n) coordinates. If the signal vertical/horizontal is vertical, then the row addresses and the vertical interval s_v can be obtained. Otherwise, the column addresses and the horizontal interval h_v can be found. The vertical distance calculator calculates the distance between the source pixel and the virtual interpolated pixel. Similarly, the horizontal distance calculator calculates the distance between the virtual interpolated pixel and the final interpolated pixel.
The most important computation in convolution-based scaling is the calculation of interpolation weighting coefficients. By using low area WCG [25] an area efficient FOPCI can be implemented. [Fig. 2] shows the vertical/horizontal interpolation unit used for image scaling. The vertical interpolation unit performs interpolation in column wise manner to produce virtual pixel. The horizontal interpolation unit performs interpolation for these virtual pixels to produce interpolated pixel. The virtual pixels created from vertical interpolation are stored in the virtual pixel buffer, as shown in [Fig. 1], they are accessed in the process of horizontal interpolation.

As shown in [Fig. 2] the vertical and horizontal interpolations have the same operation, but they have to execute in parallel to accelerate scaling speed.

Fig. 1: Block diagram of the hardware architecture for digital image scaling

Fig. 2: Vertical/Horizontal Interpolation unit
PROPOSED FOPCI

A low complexity hardware for image interpolation is proposed by reducing the computational complexity of weighting coefficient generator. To verify the performance of the proposed hardware architecture of image interpolation, the interpolation circuit is connected with image preprocessing and post processing circuit as shown in [Fig. 3].

Image preprocessing in Matlab simulink helps in providing input to FPGA as specific test vector array which is suitable for FPGA bitstream compilation using system generator [26].

To reduce the area of the VLSI architecture of FOPCI [12], an optimized design of weighting coefficient generator (WCG) is used. The most computational effort in the proposed WCG is the reduction of number of arithmetic elements. The simplified WCG includes only two adders, three dividers and four subtractors [25]. The proposed filtering technique for the improvement of interpolation is implemented by Clamp Filter as shown in [Fig. 3]. Clamp filter is a low-pass filter which is used for smoothing discontinuous edges and decreasing block effect caused by the interpolation method. An example of a 3x3 kernel for a clamp filter is shown in equation (1).

\[
\text{Kernel } c = \begin{bmatrix} 1 & 1 & 1 \\ 1 & C & 1 \\ 1 & 1 & 1 \end{bmatrix}
\]

where, C is a clamp parameter that can be set according to the characteristics of the images. The clamp filter is stable when the clamp parameter C is varied between 6 and 30 [6]. The new pixel value is computed based on the array of the clamp filter as

\[
P'(i,j) = \left[ P(i,j) \times \begin{bmatrix} 1 & 1 & 1 \\ 1 & C & 1 \\ 1 & 1 & 1 \end{bmatrix} \right] + (C + 8)
\]

RESULT AND DISCUSSION

The performance of scaling algorithm is evaluated based on two categories such as quality/quantitative measure and hardware performance measure. Quantitative measure specifies the quality of the interpolated image based on PSNR. The PSNR is estimated by using equation (5) [6].

\[
\text{MSE} = \frac{1}{MN} \sum_{m=0}^{M-1} \sum_{n=0}^{N-1} [P(i,j) - P'(i,j)]^2
\]

where, MSE is the mean square error M and N are the width and height of the actual input image. P (i,j) is original input image and P'(i,j) is interpolated output image.
When the pixels are represented by eight bits per sample, the maximum value of each pixel (MAX) is 255. Therefore, the quality tends to be expressed in dB with a PSNR given as

$$PSNR = 10 \log_{10} \frac{MAX^2}{MSE}$$ (4)

The quality measure of various interpolation methods is evaluated by using MATLAB. For testing the quality of scaling algorithms, images from USC-SIPI database of size (512 × 512) are selected. [Fig. 4] shows the test images from the USC-SIPI database considered for experimentation. The images are tank, girl, pepper, pirate, livingroom, boat, house, san-diego (aerial), pepper and stream and bridge. [Fig. 5] shows the sample interpolated image. [Table 1] lists the PSNR of different interpolation methods respectively.

![Input images considered for experimentation.](image)

![Sample interpolated image.](image)

**Table 1:** PSNR of various interpolation methods for upscaling ratio of 2 after 1/2 downscaling

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Tank</td>
<td>56.23</td>
<td>56.74</td>
<td>Bicubic</td>
<td>66.34</td>
<td>68.14</td>
<td>68.34</td>
<td>69.17</td>
</tr>
<tr>
<td>Girl</td>
<td>55.13</td>
<td>50.56</td>
<td>Bilinear</td>
<td>67.15</td>
<td>67.95</td>
<td>67.46</td>
<td>67.91</td>
</tr>
<tr>
<td>Pepper</td>
<td>53.28</td>
<td>49.22</td>
<td>Convolution</td>
<td>64.63</td>
<td>64.60</td>
<td>64.95</td>
<td>65.11</td>
</tr>
<tr>
<td>pirate</td>
<td>54.67</td>
<td>46.31</td>
<td>based</td>
<td>61.33</td>
<td>61.75</td>
<td>61.75</td>
<td>62.17</td>
</tr>
<tr>
<td>Living room</td>
<td>52.46</td>
<td>50.00</td>
<td></td>
<td>58.08</td>
<td>58.54</td>
<td>58.54</td>
<td>59.09</td>
</tr>
<tr>
<td>Boat</td>
<td>52.17</td>
<td>44.54</td>
<td></td>
<td>55.17</td>
<td>55.92</td>
<td>55.92</td>
<td>56.35</td>
</tr>
<tr>
<td>House</td>
<td>49.25</td>
<td>40.34</td>
<td></td>
<td>55.86</td>
<td>56.35</td>
<td>56.35</td>
<td>56.88</td>
</tr>
<tr>
<td>San-diego</td>
<td>49.59</td>
<td>39.41</td>
<td></td>
<td>54.24</td>
<td>54.78</td>
<td>54.78</td>
<td>55.48</td>
</tr>
<tr>
<td>Mandrill</td>
<td>50.78</td>
<td>41.89</td>
<td></td>
<td>53.57</td>
<td>54.22</td>
<td>54.22</td>
<td>54.22</td>
</tr>
<tr>
<td>Stream and Bridge</td>
<td>48.93</td>
<td>41.27</td>
<td></td>
<td>52.75</td>
<td>52.99</td>
<td>52.99</td>
<td>53.61</td>
</tr>
</tbody>
</table>
The results shown in [Table I] demonstrate that the PSNR value is high (69.17 dB) for the test image ‘tank’ by using the proposed method. To evaluate the performance of the proposed image interpolation, the proposed architecture and the existing architectures are simulated, synthesized and implemented for Virtex xc6 vsx315tff1156-3 by using MATLAB Simulink and Xilinx ISE 14.5. [Table 2] shows the comparison of different device utilization factors of previous low complexity interpolation methods and the proposed FOPCI methods.

Table 2: Comparison of VLSI design parameters of proposed methods with other interpolation techniques

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Target device</td>
<td>Virtex xc6 vsx315tff1156-3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of LUTs</td>
<td>198</td>
<td>364</td>
<td>336</td>
<td>191</td>
<td>171</td>
<td>260</td>
</tr>
<tr>
<td>Number of LUTs used as logic</td>
<td>175</td>
<td>351</td>
<td>330</td>
<td>176</td>
<td>147</td>
<td>213</td>
</tr>
<tr>
<td>Number of LUT flipflop pairs used</td>
<td>235</td>
<td>387</td>
<td>336</td>
<td>192</td>
<td>137</td>
<td>137</td>
</tr>
<tr>
<td>Number of occupied slices</td>
<td>63</td>
<td>102</td>
<td>84</td>
<td>74</td>
<td>57</td>
<td>87</td>
</tr>
</tbody>
</table>

Based on [Table 2], the proposed FOPCI without filter utilizes only 171 LUTs, which is much less than the previous works FFOPCI [12], Convolution based [5] and [16] and bicubic [10]. Further, the proposed FOPCI with filter utilizes only 260 LUTs, which is much less than the previous low complexity algorithms [5] and [16]. Comparing the proposed two methods, the method B costs 89 LUTs more than method A due to an additional clamp filter. However, it increases the quality by over 0.66 dB. To encapsulate, this work contributed in designing high-performance and high quality interpolation architecture of VLSI circuit for many visual communication systems.

CONCLUSION

This paper proposes an area efficient VLSI architecture of cubic convolution kernel-based interpolation for digital image scaling. The operation of the proposed architecture without filter requires five additions, four subtractions four multiplications and three divisions. Therefore, the number of arithmetic elements in the proposed architecture is much less than the other interpolation methods. Further, the proposed architecture with clamp filter increases the interpolated image quality with reasonable amount of LUTs. Consequently, the proposed VLSI architecture has solved the problem of computation complexity for generating weighting coefficients for image interpolation and furthermore, simplified the hardware for FPGA implementation and reduced the chip area. Additionally, the image quality is improved by using clamp filter to reduce block effects of the interpolation. Thus, the proposed work is an area efficient high quality image interpolation for many compact visual communication systems.

CONFLICT OF INTEREST

There is no conflict of interest.

ACKNOWLEDGEMENTS

None

FINANCIAL DISCLOSURE

None

REFERENCES

